[an error occurred while processing this directive]
|
В примере которыя я нашел используют SPI mode. поэтому там делают так.
init_McBSP:
stm SPCR1, McBSP1_SPSA ;
stm #5000h, McBSP1_SPSD ; Reset McBSP1 Receiver
stm SPCR2, McBSP1_SPSA ;
stm #0000h, McBSP1_SPSD ; Reset McBSP1 Transmitter; stm RCR1, McBSP1_SPSA ;
stm #0040h, McBSP1_SPSD ;
stm RCR2, McBSP1_SPSA ;
stm #0040h, McBSP1_SPSD ;
stm XCR1, McBSP1_SPSA ;
stm #0040h, McBSP1_SPSD ;
stm XCR2, McBSP1_SPSA ;
stm #0040h, McBSP1_SPSD ;
stm SRGR1, McBSP1_SPSA ;
stm #0001h, McBSP1_SPSD ;
stm SRGR2, McBSP1_SPSA ;
stm #2000h, McBSP1_SPSD ;
stm PCR, McBSP1_SPSA ;
stm #000Ch, McBSP1_SPSD ;
stm SPCR2, McBSP1_SPSA ; Enable Sample Rate Generator
ldm McBSP1_SPSD, A ;
or #0040h, A
stl A, McBSP1_SPSD ;
nop ; Wait 2 Sample Rate Clk for SRG to stabilize
Я SPI не хочу.
Заметил следующее, когда поставил в свой код
stm SRGR1, McBSP1_SPSA ;
stm #0001h, McBSP1_SPSD ;
stm SRGR2, McBSP1_SPSA ;
stm #2000h, McBSP1_SPSD ;
^^^^^^
чтобы
CLKSM McBSP Sample Rate Generator Clock Mode = 1
CLKSM = 0 Sample rate generator clock derived from the CLKS pin.
CLKSM = 1 Sample rate generator clock derived from CPU clock.
XDRY начал появляться. Хотя не понятно зачем здесь внутренний генератор если всё работает от внешнего.
E-mail: info@telesys.ru