[an error occurred while processing this directive]
|
Welcome to SOCcentral, your first stop when you're looking for System-on-Chip (SoC) and ASIC design information, EDA tools and design methodologies, intellectual property (cores, IP), design reuse, or programmable logic (FPGA, PLD and CPLD design).
E-mail: info@telesys.ru