[an error occurred while processing this directive]
VHDL:out_signal<='0' when internal_signal='0' else 'Z';Или через if
E-mail: info@telesys.ru