[an error occurred while processing this directive]
|
FEATURE ALD_FSM_VERILOG_GEN ALDEC 6.3 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_FSM_VHDL_GEN ALDEC 6.3 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_SYSTEMC_WIZARD ALDEC 6.3 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_PRINT_MANAGER ALDEC 6.3 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
Rob
E-mail: info@telesys.ru