[an error occurred while processing this directive]
|
Так:
reg test;
initial test = 1'b0;
always @(posedge Clk)
begin
test <= !test;
end
или так (верилог2001):
reg test = 1'b0;
always @(posedge Clk)
begin
test <= !test;
end
E-mail: info@telesys.ru