[an error occurred while processing this directive]
|
Started process "Fit".
Release 5.1.02i - CPLD Optimizer/Partitioner F.25
Copyright (c) 1995-2002 Xilinx, Inc. All rights reserved.
Considering device XC95144XL-TQ144.
Flattening design..
Multi-level logic optimization...
Timing optimization..........................................................Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
ERROR:Cpld - Insufficient number of product terms. This design needs at least
959 but only 720 left after allocating other resources.
Device 95144XL144TQ was disqualified.
ERROR:Cpld - Cannot fit the design into any of the specified devices with the
selected implementation options.
ERROR: Fit failed
Reason:
Completed process "Fit".
E-mail: info@telesys.ru