[an error occurred while processing this directive]
íàðîä, ïîìîãèòå ñ ïåðåâîäîì, ÷òî-òî ÿ ñîâñåì çàïóòàëñÿ (+)
(«Òåëåñèñòåìû»: Êîíôåðåíöèÿ «Ìèêðîêîíòðîëëåðû è èõ ïðèìåíåíèå»)
ìèíèàòþðíûé àóäèî-âèäåîðåêîðäåð mAVR

Îòïðàâëåíî ,,, 07 àïðåëÿ 2006 ã. 13:00

Writing 0xAA followed by 0x55 to this register will reload the Watchdog timer to the WDTC value. This operation will also start
the Watchdog if it is enabled via the WDMOD register. Setting the WDEN bit in the WDMOD register is not sufficient to
enable the Watchdog. A valid feed sequence must first be completed before the Watchdog is capable of generating an interrupt/
reset. Until then, the Watchdog will ignore feed errors. Once 0xAA is written to the WDFEED register the next operation in the
Watchdog register space should be a WRITE (0x55) to the WDFFED register otherwise the Watchdog is triggered. The interrupt/
reset will be generated during the second pclk following an incorrect access to a watchdog timer register during a feed sequence.

âñ¸-òàêè íàäî ïîñûëàòü 0õÀÀ,0õ55 èëè 0õ55,0õÀÀ?

Ñîñòàâèòü îòâåò  |||  Êîíôåðåíöèÿ  |||  Àðõèâ

Îòâåòû

Îòïðàâêà îòâåòà

Èìÿ (îáÿçàòåëüíî): 
Ïàðîëü: 
E-mail: 
NoIX êëþ÷ :  Çàïîìíèòü

Òåìà (îáÿçàòåëüíî):
Ñîîáùåíèå:

Ññûëêà íà URL: 
Íàçâàíèå ññûëêè: 

URL èçîáðàæåíèÿ: 

Rambler's Top100 Ðåéòèíã@Mail.ru
Ïåðåéòè ê ñïèñêó îòâåòîâ  |||  Êîíôåðåíöèÿ  |||  Àðõèâ  |||  Ãëàâíàÿ ñòðàíèöà  |||  Ñîäåðæàíèå

E-mail: info@telesys.ru