"When PL is HIGH, data enters the register serially at the Ds input and shifts one place to the right (Q0 ® Q1 ® Q2, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q7 output to the DS input of the succeeding stage."