|
This bit is set if a Data OverRun condition is detected. A data overrun occurs when the
receive buffer is full (two characters), it is a new character waiting in the Receive ShiftRegister, and a new start bit is detected. This bit is valid until the receive buffer (UDRn)
is read. Always set this bit to zero when writing to UCSRnA.
E-mail: info@telesys.ru