|
RISC (Reduced Instruction Set Computer): A processor whose design is based on the rapid execution of a sequence of simple instructions rather than on the provision of a large variety of complex instructions (as in a Complex Instruction Set Computer). Features which are generally found in RISC designs are uniform instruction encoding (e.g. the op-code is always in the same bit positions in each instruction which is always one word long), which allows faster decoding; a homogenous register set, allowing any register to be used in any context and simplifying compiler design; and simple addressing modes with more complex modes replaced by sequences of simple arithmetic instructions.
A Complex Instruction Set Computer (CISC) is an instruction set architecture (ISA) in which each instruction can indicate several low-level operations, such as a load from memory, an arithmetic operation, and a memory store, all in a single instruction. The term was coined in contrast to Reduced Instruction Set Computer (RISC).
http://www.google.com.ua/search?hl=uk&q=define%3ARISC&meta=
http://www.google.com.ua/search?hl=uk&q=define%3A+CISC&meta=
От себя: мнемоника инструкции x86 архитектуры:
fstp dword ptr [eax*4+40DC50h]
E-mail: info@telesys.ru