[an error occurred while processing this directive]
|
reg reg1_cd;
always @ (posedge pci_clk)
begin
if (state == first)
begin
data = data_old;
if (!cs)
begin
reg1_cd = #1 0;
end
else
begin
reg1_cd = #1 1;
end
end
end
E-mail: info@telesys.ru