[an error occurred while processing this directive]
Вот проверенное сегодня средство. Работает.
(«Телесистемы»: Конференция «Языки описания аппаратуры (VHDL и др.))

миниатюрный аудио-видеорекордер mAVR

Отправлено OVR 18 августа 2004 г. 17:04
В ответ на: такая же проблема, нет crack, на SP1, после установки, ругается на лицензии, пришлите мне тоже что сделать, mazzi_swamp@mail.ru отправлено MAZZI 18 августа 2004 г. 10:45

Правятся следующие файлы (Active-HDL 6.2 SP1) в папке \Bin\

Формат данных (все Hex)

Адрес Было Стало

avhdl.exe

$3B8EB $75 $90
$3B8EC $1D $90
$3B8F5 $75 $90
$3B8F6 $13 $90
$3B8FF $75 $90
$3B900 $09 $90
$3B93B $75 $90
$3B93C $1D $90
$3B945 $75 $90
$3B946 $13 $90
$3B94F $75 $90
$3B950 $09 $90

ccviewer.exe

$1505B $75 $90
$1505C $1D $90
$15065 $75 $90
$15066 $13 $90
$1506F $75 $90
$15070 $09 $90
$150AB $75 $90
$150AC $1D $90
$150B5 $75 $90
$150B6 $13 $90
$150BF $75 $90
$150C0 $09 $90

tbpviewer.exe

$19B6B $75 $90
$19B6C $1D $90
$19B75 $75 $90
$19B76 $13 $90
$19B7F $75 $90
$19B80 $09 $90
$19BBB $75 $90
$19BBC $1D $90
$19BC5 $75 $90
$19BC6 $13 $90
$19BCF $75 $90
$19BD0 $09 $90

tcviewer.exe

$488B $75 $90
$488C $1D $90
$4895 $75 $90
$4896 $13 $90
$489F $75 $90
$48A0 $09 $90
$48DB $75 $90
$48DC $1D $90
$48E5 $75 $90
$48E6 $13 $90
$48EF $75 $90
$48F0 $09 $90

rmcl.dll

$237C5 $8B $33
$237C6 $45 $C0
$237C7 $B0 $90
$3F1F0 $55 $33
$3F1F1 $8B $C0
$3F1F2 $EC $C3

vrmcl.dll

$21385 $8B $33
$21386 $45 $C0
$21387 $B0 $90
$3CDB0 $55 $33
$3CDB1 $8B $C0
$3CDB2 $EC $C3

vsimsa.dll

$9AFB $75 $90
$9AFC $1D $90
$9B05 $75 $90
$9B06 $13 $90
$9B0F $75 $90
$9B10 $09 $90
$9B4B $75 $90
$9B4C $1D $90
$9B55 $75 $90
$9B56 $13 $90
$9B5F $75 $90
$9B60 $09 $90

project.dll ver 5.0.0.1:

$A220B $75 $90
$A220C $1D $90
$A2215 $75 $90
$A2216 $13 $90
$A221F $75 $90
$A2220 $09 $90
$A225B $75 $90
$A225C $1D $90
$A2265 $75 $90
$A2266 $13 $90
$A226F $75 $90
$A2270 $09 $90
$A22AB $75 $90
$A22AC $1D $90
$A22B5 $75 $90
$A22B6 $13 $90
$A22BF $75 $90
$A22C0 $09 $90

license.dat

#FEATURE ALD_MIX_EE_ALT_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_MIX_EE_XE_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_ALT_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_SIM_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_SIM_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VER_XE_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_ALT_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_SIM_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_SIM_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_STD_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_STD_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_VHDL_XE_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_FSM_MULTI_PROCESS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_MIX_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_PLI_WIZARD ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_VER_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_VHDL_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
#FEATURE ALD_XE_VHPI_WIZARD ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_ACAD_IMPORT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_ACTIVE_PLUGIN ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_ADV_DATAFLOW ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_AHDL_DESKTOP ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_AHDL_INT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CBS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CBS_GEN ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CC_GEN ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CC_VIEW ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CLX_COSIM_VERILOG ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CLX_COSIM_VHDL ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_CLX_DEBUG ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_DEBUG_C ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_DEBUSSY ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_DVM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_EDIF2GRAPHICS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_EDIF_EXPORT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_EDIF_IMPORT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_EXPORT_HTML ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_FOLLOW_OBJ ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_FSM2VERILOG ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_FSM2VHDL ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_FSM_MULTI_PROCESS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_IP_CORE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_JOBCTRL ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_LIC_NUMBER ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_LN_EE_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_LN_EE_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_MEM_VIEW ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_MIX_EE_DE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_MIX_EE_SIM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_MMI ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_MULT_DESIGN_WORK ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_PLI_WIZARD ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_PRFL_GEN ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_PRFL_VIEW ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_PSD ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_SIGN_AGENT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_SOURCE_CONTROL ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_SWIFT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TB_GEN_FSM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TESTBENCH_COMPARE_RES ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TESTBENCH_FROM_WAVEFORM ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TESTBENCH_SUPP ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TOGGLE_COVERAGE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_TOGGLE_COVERAGE_VIEW ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VERILOG2GRAPHICS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VHDL2GRAPHICS ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VHPI ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VHPI_WIZARD ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VL_IMPORT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VSIMSA_MIXED ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VSIMSA_VERILOG ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_VSIMSA_VHDL ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_WAVEFORM_EDIT ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_WCOMPARE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0
FEATURE ALD_X_TRACE ALDEC 6.2 12-dec-2018 uncounted VENDOR_STRING=256 HOSTID=112233445566 NOTICE=ROR SIGN2=0



Составить ответ  |||  Конференция  |||  Архив

Ответы


Отправка ответа

Имя (обязательно): 
Пароль: 
E-mail: 

Тема (обязательно):
Сообщение:

Ссылка на URL: 
Название ссылки: 

URL изображения: 


Перейти к списку ответов  |||  Конференция  |||  Архив  |||  Главная страница  |||  Содержание  |||  Без кадра

E-mail: info@telesys.ru