[an error occurred while processing this directive]
|
У Полякова есть такой мультиплексор
module multipleksor
(
a,
b,
c,
out,
sel
);
input [7:0] a;
input [7:0] b;
input [7:0] c;
input [1:0] sel;
output [7:0] out;
reg [7:0] out;
always @ (sel or a or b or c)
begin
case (sel)
2'b00 : out <= a;
2'b01 : out <= b;
2'b10 : out <= c;
default : out <= a;
endcase
end
endmodule
E-mail: info@telesys.ru