[an error occurred while processing this directive]
|
Я пишу
================
module Suppressor(/*AUTOARG*/);
input [3:0] ADDR;
input [31:0] D;
output [31:0] DOUT;
input MS,RD,WR,C,RST;
input [39:0] IN;
input ENABLE;
output OUT;
output [7:0] TEST;
/*AUTOWIRE*/
//TEST ABILITIES (TODO)
assign OUT=COUT[8];
assign TEST={E4[8],E3[8],E2[8],E1[8]};
/*
JControl AUTO_TEMPLATE (
);
*/
JControl jctl(/*AUTOINST*/);
=========================
получаю
=========================
module Suppressor(/*AUTOARG*/
// Outputs
DOUT, OUT, TEST,
// Inputs
ADDR, D, MS, RD, WR, C, RST, IN, ENABLE
);
input [3:0] ADDR;
input [31:0] D;
output [31:0] DOUT;
input MS,RD,WR,C,RST;
input [39:0] IN;
input ENABLE;
output OUT;
output [7:0] TEST;
/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire [31:0] AJ1CTRL; // From jctl of JControl.v
wire [31:0] AJ1STATE; // From aj_1_ of AntiJam.v
wire [31:0] AJ2CTRL; // From jctl of JControl.v
wire [31:0] AJ2STATE; // From aj_2_ of AntiJam.v
wire [31:0] AJ3CTRL; // From jctl of JControl.v
wire [31:0] AJ3STATE; // From aj_3_ of AntiJam.v
wire [31:0] AJ4CTRL; // From jctl of JControl.v
....................
/*
JControl AUTO_TEMPLATE (
);
*/
JControl jctl(/*AUTOINST*/
// Outputs
.OE (OE),
.SPCTRL (SPCTRL[31:0]),
.AJ1CTRL (AJ1CTRL[31:0]),
.AJ2CTRL (AJ2CTRL[31:0]),
.AJ3CTRL (AJ3CTRL[31:0]),
.AJ4CTRL (AJ4CTRL[31:0]),
.AJWR (AJWR[3:0]),
.SIG (SIG[7:0]),
.SCLK (SCLK),
.AJCLK (AJCLK[3:0]),
.AJZERO (AJZERO[3:0]),
// Inputs
.ADDR (ADDR[3:0]),
.MS (MS),
..........
Думаю это гораздо мощнее автодополнения
E-mail: info@telesys.ru